__lasx_xvhsubw_q_d

LASX intrinsic · group: Integer Computation

Synopsis

__m256i __lasx_xvhsubw_q_d (__m256i a, __m256i b)
#include <lasxintrin.h>
Instruction: xvhsubw.q.d xr, xr, xr
CPU Flags: LASX

Description

Subtract even-positioned signed 64-bit elements in b from odd-positioned signed 64-bit elements in a, sign-extending both to 128-bit, to get the 128-bit result.

Operation

for (int i = 0; i < 2; i++) {
  dst.qword[i] = (s128)(s64)a.dword[2 * i + 1] - (s128)(s64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((s128)((s64)a.dword[1])) - ((s128)((s64)b.dword[0]));
  dst.qword[1] = ((s128)((s64)a.dword[3])) - ((s128)((s64)b.dword[2]));
}

Tested on real machine.

Latency and Throughput

CPU µarch Latency Throughput (IPC)
3C5000 LA464 3 2
3A6000 LA664 3 2
3C6000 LA664 3 2

All intrinsics in alphabetical order